Abstract -The insertion of powers sources onto the grid require an energy processing stage between generator and electrical grid, which adapts amplitude and frequency levels for alternating current (AC) quantities. The Indirect Matrix Converter is a candidate for such operation, although one of the greatest challenges of the topology lies in a way to command the switches while controlling the structure power-flow, as well as the synchronism between source-converter and converter-grid. Hence this paper presents a different view on the converter modelling and proposes a FPGA-based method to perform the Space Vector Modulation (SVM) and synchronism algorithms minimizing the resource consumption, focusing on digital processing algorithms and resource sharing to reduce resource consumption and the number of multipliers employed, ideal for implementation in low-cost FPGAs. Experimental results are shown using a prototype, demonstrating the efficacy of the implementation and verifying the converter behaviour.
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I. INTRODUCTION
A vision shared by many experts is that future commercial and residential developments will be self-sufficient with respect to energy production, including micro-generaton units in electricity generation power sources. The interface between mechanical parts and electrical quantities is often implemented through electrical generators which employ variable electrical frequency while aiming to increase the process efficiency. In this context, the insertion of such power sources requires an energy processing stage between generator and electrical grid, which adapts amplitude and frequency levels for alternating current (AC) quantities.
The matrix converter is a static power converter able to process directly the AC electric quantities between two distinct AC systems without an intermediary DC stage. The main advantages of such topologies are the increased efficiency of the energy conversion and reduction of weight and volume of the power converter, while maintaining the ability to drain and inject sinusoidal currents for both AC systems.
According to [1] , the most desired characteristics of a static power converter interfacing AC voltages and currents (AC-DC-AC, AC-DC-DC-AC, AC-AC) are:
• Low-cost and compact power circuit;
• Synthetization of the output voltage with arbitrary voltage and frequency; • Input and output currents with a sinusoidal format, i.e., with a low harmonic distortion; • Operation with a high power factor for any load condition; • Bidirectional power flux and regeneration capabilities.
The Indirect Matrix Converter (IMC) topology has many different implementations: the traditional IMC [2] , [3] , the Sparse Matrix Converter [2] , the Very Sparse Matrix Converter (VSMC) [4] and the Ultra Sparse Matrix Converter (USMC) [5] . The IMC has the same number of switches of the Conventional Matrix Converter (CMC), while the VSMC uses a different switch realization which reduces the number of switches and the SMC and USMC have a simpler implementation, substituting some switches for diodes while sacrificing the possibility of operating with a bidirectional power flux.
One of the greatest challenges of the topology is the way to command the switches and the control of the structure power-flow, as well as the synchronism of the converter, while reducing the number of resources used by the implementation. Low-cost Field-Programmable Gate Arrays (FPGAs) present a reduced number of multipliers and embedded memory.
The aim of this paper is to propose a method to perform the Space Vector Modulation (SVM) and synchronism algorithms while aiming to minimize memory and resource consumption through the use of digital signal processing algorithms and resource sharing while preserving the numerical stability using a FPGA to perform such algorithms.
II. MATRIX CONVERTER DYNAMIC MODELLING
This section describes a mathematical analysis of the indirect matrix converter shown in Figure 1 . The topology can be divided into two different stages. The rectifier stage is composed by six four-quadrant switches and presents the same structure as a bidirectional Current Source Inverter (CSI), whereas the inverter stage is composed by six two quadrant switches in a three-phase bridge configuration similar to a Voltage Source Inverter (VSI).
A characteristic of the topology is the possibility to operate with power flux reversibility, i.e, the converter can operate as a voltage step-down (Buck mode) or as a voltage step-up (Boost mode), given that the VSI and CSI are also bidirectional. This interpretation can be explored in different applications, such as the following:
• Buck mode (Voltage step-down): The converter is supplied by a voltage source, and the load have a current source profile. This operation mode is widely used in variable voltage motor drives, as demonstrated in [6] - [8] .
• Boost mode (Voltage step-up): As opposed to the previous mode, the converter is supplied by a current source, and the load demonstrate a voltage source profile. This mode can be used in grid tied applications, where the power flux flows from a variable frequency generator to the grid [3] , [9] , [10] .
A. Switched Model
In this section, a dynamic switched model for the indirect matrix converter is presented. This model consider ideal switches which presents two distinct states: enabled and disabled. The subscript r henceforth denotes variables pertaining to the rectifier stage, and the subscript i to variables belonging to the inverter stage.
The high-side and the low-side voltage and current vectors can be defined by (1) and (2) .
Similarly, the voltage and current input vectors and the voltage output vector can be defined by (3) and (4).
The IMC model previously presented has twelve ideal switches. According to the switched model based on Figure 1 , a switching function s k j can be expressed for the state of each switch S k j , as described by (5), where k ∈ {A, B,C, a, b, c} and j ∈ {p, n}.
Therefore, it is possible to obtain switching vectors for the rectifier and inverter stage, as defined by (6) .
For simplicity, the switching vectors can be redefined as in (7), where s k ∈ {−1, 0, 1}.
Consequently, the virtual DC-link voltage and current can be described as a function of the switching vectors, as shown in (8) .
Similarly, the the low-side voltage and the high-side current vectors can be expressed by (9) .
The low-side voltage and the high-side current vectors can be expressed in terms of the switching vectors pertaining to both rectifier and inverter stages by substituting (8) in (9), according to (10) .
It is possible to obtain a switched transformation matrix for the indirect matrix converter, which directly relates voltage and current input and output, defined by (11) . 
The modelling can then be divided between the rectifier and inverter stages. Since equations (10) and (11) describe a relation between the two stages, it is possible to simplify the switched model shown in Figure 1 using controlled voltage and current sources, as illustrated in Figure 2 . Therefore, the system can be described by two separated state-space representation. The output voltages {u a , u b , u c } can be described according to the different load characteristics. For example, if a motor is connected to the low-side, its voltage equations can be coupled into the model. For a resistive load, the resistance value can be grouped with R m and the voltage vector u i is null valued.
Since the rectifier stage voltage vector v r and the inverter stage current vector i i are linearly dependent, two new switching matrices can be defined according to equation (12) , resulting in (13) . Rectifier voltage v C and inverter current i c can be expressed as a linear combination of the expressed vectors, hence the suppression in the new set of equations.
1) Rectifier Stage: The rectifier stage can be modelled as a fourth order system with three inputs and two state versus inputs. Since the inputs versus states given by the controlled current sources are coupled with the inverter stage, they are separated for a partial representation of the system, resulting in a time invariant system representation. The chosen state-space state variables, inputs state x input vector is demonstrated in (14) .
From the circuit shown in Figure 2 , it is possible to obtain an expression for the inductor L f voltages for phases pertaining to the set {A, B}, as demonstrated by (15) .
(15) Similarly, it is possible to obtain an expression for the capacitor C f current, according to (16) .
From the circuit shown in Figure 2 , it is possible to conclude that some voltages and currents of magnetic devices are linearly dependent. Such dependency is demonstrated in (17).
Therefore, the rectifier stage circuit can be expressed by the state-space model described by (18), with state-space matrices defined by (19). .
2) Inverter Stage: Similarly to the methodology previously presented, a circuit representing the inverter stage is also presented in Figure 2 . Furthermore, the rectifier stage can be modelled as a second order system with three inputs and three state versus inputs, which are coupled with the rectifier stage as shown previously. The chosen state-space state variables and stage input vector, as well as the state x input, are described by (20).
The inductor voltage can be expressed by (21).
(21) Furthermore, the phase c current can be expressed as a linear combination of the currents pertaining to the set {a, b}, according to equation.
Therefore, the inverter stage state-space model can be described by (23), with state-space matrices defined by (24). 
Therefore, it can be shown that the whole system can be described by (26) [11] , where Q r,i i j are the elements of matrices Q r,i defined in (27). It is possible to notice that it is hard to find an equilibrium point for the system, as Q r,i are time variant with a complex dynamic. The following sections present a modulation strategy for the IMC, while focusing on the practical implementation.
III. STATIC ANALYSIS
The static model of the IMC decompose the converter presents a different analysis for the two stages, hence obtaining the vector map shown in Figure 3 . The switching state for the rectifier and inverter stage are presented in Table I  and Table II , respectively, assuming rectifier stage voltage and inverter stage current vector given by (28).
A. Modulation Strategy
Carrier-based modulation strategies have been explored by a few authors in [12] - [14] for operation under diverse conditions. This type of modulation uses carriers and pulsewidth modulators to generate an averaged switching matrix with a pre-determined behaviour. The main advantage of carrier-based strategies is the reduced computational burden for DSP implementation. However, such strategies sometimes do not present some characteristics inherent to Space Vector Modulation (SVM), such as the possibility to operate with Zero-Current Switching (ZCS) or Zero-Voltage Switching (ZVS), or aim to present similar characteristics to some SVM strategies. The greatest advantage of SVM is the possibility to synthesize switching states and sequences which are nontrivial when compared to carrier-based strategies.
Also, some SVM modulation strategies do not require multi-step commutation for the rectifier stage, which usually adds another layer of complexity to the implementation. However, multi-step commutation for the IMC is much simpler than on the CMC, since the instantanous current A modulation index directly tied to the converter gain can be expressed by (29) . From this equation, it is possible to infer that the maximum converter gain, i.e, the maximum ratio between rectifier and inverter stage voltage amplitudes is approximately equal to 0.866 for Buck mode operation. An immediate implication is that this modulation scheme cannot be used to drive a three-phase motor with a rated voltage equal to the input voltage.
Using the modulation index defined in (29), the vector times can be calculated according to (30) [4] .
The rectifier stage current and inverter stage voltage waveforms are shown in Figure 6 for a modulation index of 0.8, which shows the capability of the converter to synthesize sinusoidal electrical quantities with arbitrary frequency and amplitude.
IV. FPGA IMPLEMENTATION
Traditionally, modulation strategies and algorithms necessary for the operation of power converters are implemented using Digital Signal Processors (DSPs), as function libraries, look-up tables and Floating Point Units (FPUs) generally facilitate the implementation of such algorithms. However, more complex power converters might demand the use of an FPGA allied with the DSP, especially for space-vector modulation techniques and the capability to drive multiple switches. The communication between DSP-FPGA is usually implemented through SPI protocols, which are slow and very susceptible to external noise, reducing the converter reliability, as well as increasing the computational time.
One alternative is the use of System-on-a-Chip (SoC) implementations which have a microprocessor and a FPGA embedded on the same chip, enabling a parallel communication, albeit increasing the cost. Another alternative is to directly implement the algorithms in the FPGA, which usually represents a complex implementation while eliminating the need for a digital processor. This work aims to develop such solution, while aiming to reduce the resource usage of the FPGA. However, there is a need to develop some ideas of auxiliary algorithms to perform basic tasks, such as the calculation of trigonometric functions.
A. CORDIC Algorithm
The CORDIC (COrdinate Rotation DIgital Computer) is a digital signal processing algorithm which enables the implementation of hyperbolic and trigonometric functions without the use of long look-up tables, multipliers and dividers.
This method consists of adders and rotations, presenting an extremely fast and simple FPGA implementation, ideal for low-cost solutions. This algorithm was initially proposed by J. Volder in 1959 [15] , and since then has suffered a few modifications. However, the main idea is to perform a series of r vector rotations to obtain sine and cosine functions. The algorithm is described by (31), and further developed in Algorithm 1 [11] .
A single pipelined CORDIC algorithm with a multiplexed input was implemented to perform the trigonometric functions for (30), as well as other functions to adequately operate the IMC, as further discussed.
B. Phase-Locked Loop
Phase-Locked Loops are synchronism algorithms originated in communication theory and are widely used in Power Electronics in grid-tied connections. These algorithms aim to estimate frequency and phase of electrical quantities, and are widely used in grid tied applications. There is a wide range of different strategies, although most follow a generic structure.
As previously discussed, the use of such algorithms are also fundamental for the correct operation of the indirect matrix converter, as the presented modulation strategies are dependent on the estimated phase to accurately synthesize the electric quantities. Therefore, a qPLL [16] unit was implemented to accurately estimate the electric quantities phase for the SVM time calculation for both rectifier and inverter stages.
The implemented algorithm follows the block diagram described in Figure 7 , where the constants {A 0 , A 1 , B 1 } are the coefficients of a first-order IIR line filter. A single PLL unit was implemented for two angle estimations, and the algorithm uses the same CORDIC unit as the SVM, hence the need for a Finite State Machine to control the design flow, as discussed later in this paper.
C. Finite-State Machine
As previously discussed, the correct operation of the IMC depends on an accurate estimation of the electric quantities phase, since the converter performs an interface between two distinct AC systems. Therefore, two phase-locked loop algorithm structures are hence used to estimate the rectifier stage voltage and inverter stage current phases. Since there is no need to estimate both angles at the same time using paralleled structures, a finite-state machine can be implemented to use the same structure for both estimations, which then occur sequentially.
After estimating the phase of electrical quantities in both rectifier and inverter stages, the vector times for the spacevector modulation must be calculated. The calculation of the vector times depend on the calculation of trigonometric functions and a pulse-width modulator to generate the ninesegment pattern previously presented. Since the vector time calculation uses the result of the PLL phase estimation, another finite-state machine must be implemented to manage the data flow. Since a CORDIC algorithm is already used in the PLL structure, the vector times are calculated using the same structure. The implementations are based on the Altera Cyclone IV EP4CE22F17C6N FPGA, which is present on the Terasic Cyclone IV DE0-Nano Development Kit. The voltage and current acquisitions were performed using a Texas Instruments TMS320F28335 Microcontroller, which communicates with the FPGA through a SPI interface. The DSP was only used for these acquisitions. A flowchart of the implementation is presented in Figure 8 . The calculated time values are then modulated through a pulse-width modulator, generating a switching vector state, which is then translated into a switching signal through a decoder. The generated pulses are presented in Figure 9 , and experimental results with parameters given by Table III are presented in Figure 10 , demonstrating the functionality of the proposed implementation.
V. CONCLUSIONS
A mathematical model for the indirect matrix converter was obtained, and the state-space matrix for the complete system demonstrates a very non-linear behaviour, proving hard to select a single operation point for a linearization. The design of a linear controller might prove to be quite difficult, since the model does not present an equilibrium point. The behaviour of linear controllers are also hindered for non-linear loads. Therefore, many non-linear approaches are currently being studied to solve some of the converter problems, as well as guaranteeing a safe operation under grid faults. A FPGA implementation of the modulation and synchronism strategies were proposed and verified experimentally. A reduced resource usage implementation was discussed, as many of the design structures were shared by different algorithms. The main disadvantage is the complexity of the finite state machine implemented to control the design behaviour, increasing the computational time. However, the execution time of the proposed strategy is much lower than the design constraints set by the switching frequency. Such implementation has a high sequential design flow, which tends towards the reduced resource usage based on a trade-off between using the FPGA capabilities and reducing the area of the design. An experimental result was Table III. presented, demonstrating the modulation implementation and verifying the behaviour of the converter.
